Invention Grant
US08278167B2 Method and structure for integrating capacitor-less memory cell with logic
有权
将无电容器存储单元与逻辑集成的方法和结构
- Patent Title: Method and structure for integrating capacitor-less memory cell with logic
- Patent Title (中): 将无电容器存储单元与逻辑集成的方法和结构
-
Application No.: US12338404Application Date: 2008-12-18
-
Publication No.: US08278167B2Publication Date: 2012-10-02
- Inventor: Gurtej S. Sandhu
- Applicant: Gurtej S. Sandhu
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Wells St. John, P.S.
- Main IPC: H01L21/8238
- IPC: H01L21/8238

Abstract:
Methods for fabricating integrated circuits include fabricating a logic device on a substrate, forming an intermediate semiconductor substrate on a surface of the logic device, and fabricating a capacitor-less memory cell on the intermediate semiconductor substrate. Integrated circuits with capacitor-less memory cells formed on a surface of a logic device are also disclosed, as are multi-core microprocessors including such integrated circuits.
Public/Granted literature
- US20100155803A1 METHOD AND STRUCTURE FOR INTEGRATING CAPACITOR-LESS MEMORY CELL WITH LOGIC Public/Granted day:2010-06-24
Information query
IPC分类: