Invention Grant
US08281164B2 Method and apparatus for optimizing clock speed and power dissipation in multicore architectures 有权
在多核架构中优化时钟速度和功耗的方法和装置

Method and apparatus for optimizing clock speed and power dissipation in multicore architectures
Abstract:
A multicore processor provides for local power control at each of the cores which is used to lower the maximum operating frequency of cores by any amount above of the maximum operating frequency of the slowest core. This power savings is then used to increase the maximum operating frequency of the frequency balanced cores within a power constraint.
Information query
Patent Agency Ranking
0/0