Invention Grant
US08283665B2 Scan paths, stimulus, and header circuitry with command/frame marker outputs
有权
具有命令/帧标记输出的扫描路径，激励和标题电路
- Patent Title: Scan paths, stimulus, and header circuitry with command/frame marker outputs
- Patent Title (中): 具有命令/帧标记输出的扫描路径，激励和标题电路
-
Application No.: US13217851Application Date: 2011-08-25
-
Publication No.: US08283665B2Publication Date: 2012-10-09
- Inventor: Lee D. Whetsel
- Applicant: Lee D. Whetsel
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Lawrence J. Bassuk; W. James Brady; Frederick J. Telecky, Jr.
- Main IPC: H01L29/10
- IPC: H01L29/10 ; G01R31/28
Abstract:
Testing of integrated circuits is achieved by a test architecture utilizing a scan frame input shift register, a scan frame output shift register, a test controller, and a test interface comprising a scan input, a scan clock, a test enable, and a scan output. Scan frames input to the scan frame input shift register contain a test stimulus data section and a test command section. Scan frames output from the scan frame output shift register contain a test response data section and, optionally, a section for outputting other data. The command section of the input scan frame controls the test architecture to execute a desired test operation.
Public/Granted literature
- US20110314348A1 SCAN TESTING USING SCAN FRAMES WITH EMBEDDED COMMANDS Public/Granted day:2011-12-22
Information query
IPC分类:
