Invention Grant
US08301856B2 Restricting memory areas for an instruction read in dependence upon a hardware mode and a security flag 有权
限制根据硬件模式和安全标志读取的指令的存储区

Restricting memory areas for an instruction read in dependence upon a hardware mode and a security flag
Abstract:
An apparatus for processing data 2 includes a processor 8, a memory 6 and memory control circuitry 12. The processor 8 operates in a plurality of hardware modes including a privileged mode and a user mode. When operating in the privileged mode, the processor 8 is blocked by the memory control circuitry 12 from fetching instructions from memory address regions 34, 38, 42 within the memory 6 which are writeable within the user mode if a security flag within register 46 is set to indicate that this blocking mechanism is active.
Information query
Patent Agency Ranking
0/0