Invention Grant
US08306804B2 System, an apparatus and a method for performing chip-level electrostatic discharge simulations 有权
用于执行芯片级静电放电模拟的系统,装置和方法

System, an apparatus and a method for performing chip-level electrostatic discharge simulations
Abstract:
A modeler for components of an IC under ESD conditions, a method of simulating ESD behavior of an IC and an ESD simulation system. In one embodiment, the modeler includes: (1) a circuit analyzer configured to provide identified ESD cells and circuitry of the IC by comparing component information of the IC with predefined ESD protection elements and predefined circuit topologies and (2) a model generator configured to create linearized models of the identified ESD cells and the identified circuitry based on physical attributes associated with the identified ESD cells and the identified circuitry, wherein a combination of the linearized models represent operation of the IC component under ESD conditions.
Information query
Patent Agency Ranking
0/0