Invention Grant
US08307226B1 Method, apparatus, and system for reducing leakage power consumption 有权
降低泄漏功耗的方法,装置和系统

Method, apparatus, and system for reducing leakage power consumption
Abstract:
Described herein are method, apparatus, and system for reducing leakage power consumption. The method comprises determining an input vector for input to a logic unit, the input vector for generating a least leakage power dissipation in the logic unit; and applying the input vector to the logic unit when a clock signal associated with the logic unit is gated. The method results in reduced leakage power consumption for the logic unit when the logic unit is not active with performing its normal operation, i.e. when the logic unit is idle.
Information query
Patent Agency Ranking
0/0