Invention Grant
US08344505B2 Wafer level packaging of semiconductor chips 有权
晶圆级封装半导体芯片

Wafer level packaging of semiconductor chips
Abstract:
A method of manufacturing semiconductor packages at the wafer level is disclosed. A wafer has multiple integrated circuits (ICs) formed on its active surface, with each IC in communication with a plurality under-bump metallization (UBM) pads formed on one surface the package. The UBM pads include a larger pads near the center of package and smaller UBM pads near the periphery. The method includes attaching a stiffener to an inactive surface of the wafer; forming under bump metallization pads; and forming solder bumps extending from the UBM pads.
Public/Granted literature
Information query
Patent Agency Ranking
0/0