Invention Grant
US08344918B2 Process for dithering a time to digital converter and circuits for performing said process
有权
将时间抖动到数字转换器和用于执行所述处理的电路的处理
- Patent Title: Process for dithering a time to digital converter and circuits for performing said process
- Patent Title (中): 将时间抖动到数字转换器和用于执行所述处理的电路的处理
-
Application No.: US12027696Application Date: 2008-02-07
-
Publication No.: US08344918B2Publication Date: 2013-01-01
- Inventor: Pierre Baudin , Cyril Joubert
- Applicant: Pierre Baudin , Cyril Joubert
- Applicant Address: FR Montrouge
- Assignee: STMicroelectronics SA
- Current Assignee: STMicroelectronics SA
- Current Assignee Address: FR Montrouge
- Agency: Seed IP Law Group PLLC
- Priority: FR0700889 20070208
- Main IPC: H03M1/48
- IPC: H03M1/48

Abstract:
A process inserts a random noise in a Time to Digital Converter (TDC) designed for calculating the phase error between a first high frequency signal FDCO with respect to a second reference signal, switching at a lower frequency. The process involves: processing of the first signal FDCO by using a chain of delays having a set of n elementary delays which number is chosen so as to extend over a full period of the first signal; storing the outputs of the chain of delays in a set of latches and generation of a thermometer code presenting a stream of “1” separated from a stream of “0” by a border corresponding to the transition of the first signal with respect to the second reference signal; reducing the thermometer code by a random number PN of bits; processing of the result in an edge detecting and thermometer code decoding so as to generate two variables Δtr and Δtf which are representative of the difference between the rise and fall time of the first signal with respect to the second reference signal; computing the normalized gain so as to generate an average value of 1/TDCO; adding to the value Δtr a binary value corresponding to the number of bits PN; multiplying the preceding result by the average value of 1/TDCO and computing the phase error between the signals. The delay chain may be arranged with inverters. The process is particularly but not exclusively useful for carrying out a TDC convertor for the purpose of synthesizing of frequencies.
Public/Granted literature
- US20080297208A1 PROCESS FOR DITHERING A TIME TO DIGITAL CONVERTER AND CIRCUITS FOR PERFORMING SAID PROCESS Public/Granted day:2008-12-04
Information query