Invention Grant
US08345495B2 Test circuit, nonvolatile semiconductor memory appratus using the same, and test method 有权
测试电路,使用相同的非易失性半导体存储器,以及测试方法

Test circuit, nonvolatile semiconductor memory appratus using the same, and test method
Abstract:
A test circuit of a nonvolatile semiconductor memory apparatus includes a first switching unit, a second switching unit, and a third switching unit. The first switching unit is configured to selectively interrupt application of a pumping voltage for a sense amplifier to a sense amplifier input node. The second switching unit is configured to selectively decouple the sense amplifier input node and a sub input/output node. The sub input/output node is coupled with a data storage region. The third switching unit is configured to selectively connect a voltage applying pad and the sense amplifier input node.
Information query
Patent Agency Ranking
0/0