Invention Grant
US08362794B2 Method and system for assessing reliability of integrated circuit 有权
评估集成电路可靠性的方法和系统

Method and system for assessing reliability of integrated circuit
Abstract:
The present invention provides a method. The method includes operating a plurality of field-effect-transistors (FETs) under a first operation condition; reversing an operation direction for at least one of the plurality of FETs for a brief period of time; measuring a second operation condition of the one of the plurality of FETs during the brief period of time; computing a difference between the second operation condition and a reference operation condition; and providing a reliability indicator based upon the difference between the second and the reference operation conditions, wherein the plurality of FETs are employed in a single integrated circuit (IC).
Public/Granted literature
Information query
Patent Agency Ranking
0/0