Invention Grant
US08363486B2 Nonvolatile semiconductor memory device 失效
非易失性半导体存储器件

Nonvolatile semiconductor memory device
Abstract:
According to one embodiment, in a nonvolatile semiconductor memory device, a data latch circuit which is connected to a sense amplifier circuit controls a data writing operation and a data reading operation to and from a nonvolatile memory cell array through a data bus, and outputs the stored data to the data bus when the sense amplifier circuit performs the data writing operation. The data latch circuit is provided with two nodes respectively storing and outputting normal data and reverse data which are connected to the data bus.
Public/Granted literature
Information query
Patent Agency Ranking
0/0