Invention Grant
US08368210B2 Wafer scale package for high power devices 有权
用于大功率器件的晶圆级封装

Wafer scale package for high power devices
Abstract:
A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.
Public/Granted literature
Information query
Patent Agency Ranking
0/0