An image processing circuit includes a memory configured to store an image retrieved from an image pick-up element, wherein the image is written on a plurality of rows of a two dimensional storage area of the memory and a filtering circuit configured to perform a filtering process with respect to each pixel data on a row when the image is written on the plurality of rows of the two-dimensional storage area of the memory.