Invention Grant
US08373452B2 Buffer circuit having switch circuit capable of outputting two and more different high voltage potentials
有权
具有能够输出两个以上不同的高压电位的开关电路的缓冲电路
- Patent Title: Buffer circuit having switch circuit capable of outputting two and more different high voltage potentials
- Patent Title (中): 具有能够输出两个以上不同的高压电位的开关电路的缓冲电路
-
Application No.: US13437774Application Date: 2012-04-02
-
Publication No.: US08373452B2Publication Date: 2013-02-12
- Inventor: Tatsufumi Kurokawa
- Applicant: Tatsufumi Kurokawa
- Applicant Address: JP Kawasaki-shi, Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kawasaki-shi, Kanagawa
- Agency: McGinn IP Law Group, PLLC
- Priority: JP2009-073531 20090325
- Main IPC: H03K3/00
- IPC: H03K3/00

Abstract:
A buffer circuit includes a first node receiving a first voltage, a second node receiving a second voltage lower than the first voltage, a third node, an output node driving the first voltage and the second voltage, a first transistor coupled between the first node and the output node, a second transistor coupled between the second node and the output node, one end of the second transistor being connected to the second node, another end of the second transistor being connected to the third node, and a switch circuit coupled between the output node and the third node. Both of the first transistor and the switch circuit include a transistor having a first breakdown voltage. The second transistor has a second breakdown voltage being different from the first breakdown voltage.
Public/Granted literature
Information query