Invention Grant
US08373483B2 Low-clock-energy, fully-static latch circuit 有权
低时钟能量,全静态锁存电路

Low-clock-energy, fully-static latch circuit
Abstract:
One embodiment of the present invention sets forth a technique for capturing and holding a level of an input signal using a low-clock-energy latch circuit that is fully static. The clock is only coupled to a first clock-activated pull-up or pull-down transistor and a second clock-activated pull-down or pull-up transistor. The level of the input signal is captured by a storage sub-circuit on one of the rising or the falling clock edge and stored to generate an output signal until the clock transitions. The level of the input signal is propagated to the output signal when the storage sub-circuit is not enabled. The storage sub-circuit is enabled and disabled by the first clock-activated transistor and a propagation sub-circuit is activated and deactivated by the second clock-activated transistor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0