Invention Grant
US08411478B2 Three-dimensional stacked semiconductor integrated circuit 有权
三维堆叠半导体集成电路

Three-dimensional stacked semiconductor integrated circuit
Abstract:
Various embodiments of a three-dimensional, stacked semiconductor integrated circuit are disclosed. In one exemplary embodiment, the circuit may include a master slice, a plurality of slave slices, and a plurality of through-silicon vias for connecting the master slice to the plurality of slave slices. At least one of the plurality of through-silicon vias may be configured to transmit an operation control signal from the master slice to the plurality of slave slices. The at least one of the plurality of through-silicon vias is configured to be shared by the plurality of slave slices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0