Invention Grant
- Patent Title: Offset cancellation in equalizer circuitry
- Patent Title (中): 均衡器电路中的偏移消除
-
Application No.: US12470254Application Date: 2009-05-21
-
Publication No.: US08417752B1Publication Date: 2013-04-09
- Inventor: Doris Po Ching Chan , Simardeep Maangat , Thungoc M. Tran , Sergey Shumarayev
- Applicant: Doris Po Ching Chan , Simardeep Maangat , Thungoc M. Tran , Sergey Shumarayev
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Mauriel Kapouytian & Treffert LLP
- Agent Ararat Kapouytian
- Main IPC: G06F7/10
- IPC: G06F7/10 ; G06F7/00

Abstract:
An equalizer circuitry that includes an equalizer stage having a programmable current source is described. In one implementation, the programmable current source cancels voltage offset. Also, in one implementation, the programmable current source is programmable in user mode. Furthermore, in one implementation, the equalizer circuitry includes a plurality of equalizer stages including the equalizer stage having a programmable current source, where the equalizer stage having a programmable current source is a second equalizer stage in the plurality of equalizer stages. Also, in one implementation, the programmable current source includes a plurality of current sources coupled in parallel and a plurality of sets of control switches for controlling the plurality of current sources. Further, in one implementation, each current source of the plurality of current sources includes a transistor and each set of control switches of the plurality of sets of control switches is for controlling a respective current source and includes a pair of transistors for controlling the respective current source.
Information query