Invention Grant
- Patent Title: Time-interleaved analog-to-digital conversion circuit having polyphase correction filter
- Patent Title (中): 具有多相校正滤波器的时间交织的模数转换电路
-
Application No.: US13071915Application Date: 2011-03-25
-
Publication No.: US08421656B2Publication Date: 2013-04-16
- Inventor: Kazuto Nishi
- Applicant: Kazuto Nishi
- Applicant Address: JP Chiba
- Assignee: Kawasaki Microelectronics Inc
- Current Assignee: Kawasaki Microelectronics Inc
- Current Assignee Address: JP Chiba
- Agency: Oliff & Berridge, PLC
- Priority: JP2010-069320 20100325
- Main IPC: H03M1/06
- IPC: H03M1/06

Abstract:
Time-interleaved analog-to-digital (AD) conversion circuit, which includes first and second AD converters that generate first and second digital signal sequences by converting an analog input signal into first and second digital signals with a first frequency at first and second timings mutually different with each other is disclosed. The AD conversion circuit further includes a FIFO that receives the first and second digital signal sequences, and a correction filter including first and second portions that are supplied with a common clock signal. The correction filter generates a first corrected digital signal sequence by adding the first synchronized digital signal sequence and the second synchronized digital signal sequence passed through the first portion of the correction filter, and a second corrected digital signal sequence by passing the second synchronized digital signal sequence through the second portion of the correction filter.
Public/Granted literature
- US20110234439A1 TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERSION CIRCUIT HAVING POLYPHASE CORRECTION FILTER Public/Granted day:2011-09-29
Information query