Invention Grant
- Patent Title: Semiconductor device having bit lines and local I/O lines
- Patent Title (中): 具有位线和本地I / O线的半导体器件
-
Application No.: US13246458Application Date: 2011-09-27
-
Publication No.: US08427856B2Publication Date: 2013-04-23
- Inventor: Shingo Mitsubori , Hiroki Fujisawa
- Applicant: Shingo Mitsubori , Hiroki Fujisawa
- Applicant Address: JP Tokyo
- Assignee: Elpida Memory, Inc.
- Current Assignee: Elpida Memory, Inc.
- Current Assignee Address: JP Tokyo
- Agency: Morrison & Foerster LLP
- Priority: JP2010-252676 20101111
- Main IPC: G11C5/06
- IPC: G11C5/06

Abstract:
The present invention efficiently decides line failure and contact failure in a semiconductor device. The semiconductor device has a plurality of bit line groups in which connection with local I/O lines is controlled by the same column selection signal line. A failure detecting circuit compares a first data group read from a first bit line group and a second data group read from a second bit line group to detect whether or not connection failure (contact failure) with the column selection signal line occurs in one of the first and second bit line groups.
Public/Granted literature
- US20120120705A1 SEMICONDUCTOR DEVICE HAVING BIT LINES AND LOCAL I/O LINES Public/Granted day:2012-05-17
Information query