Invention Grant
US08431834B2 Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly 有权
确保印刷电路板和印刷电路板上的通孔的沉孔深度的方法

  • Patent Title: Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly
  • Patent Title (中): 确保印刷电路板和印刷电路板上的通孔的沉孔深度的方法
  • Application No.: US12485375
    Application Date: 2009-06-16
  • Publication No.: US08431834B2
    Publication Date: 2013-04-30
  • Inventor: Craig TwardyRobert McDonald
  • Applicant: Craig TwardyRobert McDonald
  • Applicant Address: US MD Hanover
  • Assignee: Ciena Corporation
  • Current Assignee: Ciena Corporation
  • Current Assignee Address: US MD Hanover
  • Agency: Clements Bernard PLLC
  • Agent Christopher L. Bernard; Lawrence A. Baratta, Jr.
  • Main IPC: H05K1/11
  • IPC: H05K1/11
Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly
Abstract:
A method is disclosed for fabricating a PCB so that is can easily be determined if a via in the PCB has not been counterbored to a desired depth. A PCB fabricated according to the method also is disclosed.
Information query
Patent Agency Ranking
0/0