Invention Grant
- Patent Title: Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly
- Patent Title (中): 确保印刷电路板和印刷电路板上的通孔的沉孔深度的方法
-
Application No.: US12485375Application Date: 2009-06-16
-
Publication No.: US08431834B2Publication Date: 2013-04-30
- Inventor: Craig Twardy , Robert McDonald
- Applicant: Craig Twardy , Robert McDonald
- Applicant Address: US MD Hanover
- Assignee: Ciena Corporation
- Current Assignee: Ciena Corporation
- Current Assignee Address: US MD Hanover
- Agency: Clements Bernard PLLC
- Agent Christopher L. Bernard; Lawrence A. Baratta, Jr.
- Main IPC: H05K1/11
- IPC: H05K1/11

Abstract:
A method is disclosed for fabricating a PCB so that is can easily be determined if a via in the PCB has not been counterbored to a desired depth. A PCB fabricated according to the method also is disclosed.
Public/Granted literature
Information query