A flash memory device includes a memory cell string including a plurality of memory cells serially coupled to one another between a bit line and a source line, a page buffer configured to perform a precharging operation and a sensing operation with respect to the bit line, and a power supply unit configured to supply a certain supply voltage through the source line before the precharging operation.