Invention Grant
US08437428B2 Digital frequency locked delay line 有权
数字锁频延时线

Digital frequency locked delay line
Abstract:
A device includes a signal generator having a delay locked circuit for providing a number of output signals based on an input signal. The output signals have a fixed signal relationship with each other and with the input signal. The signal generator also includes a selector for selecting an enable signal from a range of signals formed by the output signals. The device further includes a transceiver circuit in which the transceiver circuit uses the enable signal for data processing.
Public/Granted literature
Information query
Patent Agency Ranking
0/0