Invention Grant
US08438365B2 Efficient data loading in a data-parallel processor 有权
在数据并行处理器中高效的数据加载

Efficient data loading in a data-parallel processor
Abstract:
A method of loading data into register files that correspond to respective execution units within a data-parallel processor. After receiving a first set of parameters that specify a subset of data within a first memory, the first set of parameters are compared to a plurality of sets of conditions that correspond to respective patterns of data. The first set of parameters is then converted to a second set of parameters in accordance with one of the sets of conditions satisfied by the first set of parameters. A sequence of memory addresses are generated based on the second set of parameters. Data is retrieved from locations within the first memory specified by the sequence of memory addresses and loaded into register files that correspond to respective execution units within a processor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0