A semiconductor memory device comprises: a memory cell group, the memory cell including a number of which is 2n, the n being a positive integer; and a first decoder provided with respect to each of the memory cell groups and a second decoder. The first decoder activates a word line by the memory cell group based upon a first address and an n bit in a second address and the second decoder activates a bit line based upon the second address.