A semiconductor memory apparatus includes a first write control code generation unit configured to generate a first write control code which is updated with different cycles which have different periods, in response to a programming verification flag signal and a programming enable signal, and a data write unit configured to output a first programming current pulse with a magnitude corresponding to a code combination of the first write control code which is updated.