Invention Grant
US08458241B2 Memory address generating method and twiddle factor generator using the same 有权
存储器地址生成方法和使用其的旋转因子发生器

Memory address generating method and twiddle factor generator using the same
Abstract:
The present invention relates to a memory address generating method and a twiddle factor generator using the memory address generating method in a fast Fourier transform (FFT) system. In the memory address generating method for generating a memory address of a twiddle factor in a fast Fourier transform (FFT) system according to an embodiment of the present invention: a) a temporary address value of a second twiddle factor is induced and generated based on a first twiddle factor; b) a control signal for controlling the system is generated based on the generated temporary address value; and c) a memory address value of the second twiddle factor is generated from the temporary address value.
Information query
Patent Agency Ranking
0/0