Invention Grant
US08458404B1 Programmable cache access protocol to optimize power consumption and performance 有权
可编程缓存访问协议,以优化功耗和性能

Programmable cache access protocol to optimize power consumption and performance
Abstract:
A programmable cache and cache access protocol that can be dynamically optimized with respect to either power consumption or performance based on a monitored performance of the cache. A monitoring unit monitors cache misses, load use penalty, and/or other performance parameter, and compares the monitored values against a set of one or more predetermined thresholds. Based on the comparison results, a cache controller configures the programmable cache to operate in a parallel mode, to increase cache performance at the cost of greater power consumption, or in a serial mode, to conserve power at the cost of unnecessary performance. A banked cache memory that supports aligned and unaligned instruction fetches using a banked access strategy, and a cache access controller that includes a prefetch capability are also described.
Information query
Patent Agency Ranking
0/0