Invention Grant
US08458539B2 G-ODLAT on-die logic analyzer trigger with parallel vector finite state machine 失效
G-ODLAT在线逻辑分析仪触发并行向量有限状态机

G-ODLAT on-die logic analyzer trigger with parallel vector finite state machine
Abstract:
An apparatus for debugging internal signals of integrated circuits is presented. In one embodiment, the apparatus comprises a number of vector registers associated with states of a state machine. A group of registers, associated with a state of the state machine, comprises a mask register an arm register. A comparator compares debug data with contents of the mask register and the arm register to determine a comparison result to be stored in one or more bit positions of the vector register. The apparatus further comprises a triggering logic unit to determine whether or not to trigger a fire event based on the vector registers.
Information query
Patent Agency Ranking
0/0