Invention Grant
US08458565B2 Flash-based EEPROM emulation using error correction control 有权
基于闪存的EEPROM仿真使用纠错控制

Flash-based EEPROM emulation using error correction control
Abstract:
A circuit for emulating bit-level erasable non-volatile memory includes an emulator that activates a first virtual sector of a bit-level programmable, block-level erasable non-volatile memory. The first virtual sector receives and stores write requests having an address and a record to be written to the received address. A linked list of records is used to store each subsequent record received in subsequent write requests having the received address. A separate thread in the linked list is maintained for each different received address. The last record subsequently received for each of the received addresses is copied to a linked list of a second virtual sector when a first operating parameter has been exceeded. The active virtual sector is deactivated and erased when the last record subsequently received for each of the received addresses in the linked list of the active virtual sector have been copied to the second virtual sector.
Public/Granted literature
Information query
Patent Agency Ranking
0/0