Invention Grant
- Patent Title: Reference signal generating circuit
- Patent Title (中): 参考信号发生电路
-
Application No.: US12624153Application Date: 2009-11-23
-
Publication No.: US08461914B2Publication Date: 2013-06-11
- Inventor: Naoya Shibayama
- Applicant: Naoya Shibayama
- Applicant Address: JP Kawasaki
- Assignee: Fujitsu Limited
- Current Assignee: Fujitsu Limited
- Current Assignee Address: JP Kawasaki
- Agency: Fujitsu Patent Center
- Priority: JP2009-40913 20090224
- Main IPC: G05F1/10
- IPC: G05F1/10

Abstract:
According to an aspect of the invention, a reference signal generating circuit includes a band gap reference main unit that includes a first cascode current mirror unit having a plurality of first conductive-type transistors; a second cascode current mirror unit having a plurality of second conductive-type transistors; a reference unit that uses a band gap to generate a reference signal; a first bias voltage generating unit that generates a bias voltage of the second cascode current mirror unit; a second bias voltage generating unit that generates a bias voltage of the first cascode current mirror unit; and an output unit that generates a reference signal based upon an output of the band gap reference main unit to generate and outputs the reference signal, wherein the second cascode current mirror unit is connected between the first cascode current mirror unit and the reference unit.
Public/Granted literature
- US20100214013A1 REFERENCE SIGNAL GENERATING CIRCUIT Public/Granted day:2010-08-26
Information query
IPC分类: