Invention Grant
US08463225B2 Semiconductor integrated circuit and operation method of the same 有权
半导体集成电路及其运算方法相同

Semiconductor integrated circuit and operation method of the same
Abstract:
The present invention is provided to shorten the period of DC offset cancellation operation. One of terminals of two calibration resistors is connected to the differential output terminals of an active low pass filter having a filter process and an amplification function, and two input terminals of a voltage comparator and two terminals of a switch are connected to the other terminal of the two calibration resistors. In a calculation period of calculating digital control signals for reducing DC offset voltage, the voltage comparator detects calibration voltage depending on a voltage drop of one of the calibration resistors caused by analog current of a digital-to-analog converter. In a calibration period of reducing the DC offset voltage, the calibration analog current of the digital-to-analog converter responding to the digital control signal is passed to the input side of the filter via the switch.
Public/Granted literature
Information query
Patent Agency Ranking
0/0