Invention Grant
US08472269B2 Redundancy control circuit and memory device including the same 有权
冗余控制电路和包括其的存储器件

Redundancy control circuit and memory device including the same
Abstract:
A redundancy control circuit includes an address fuse circuit and a first circuit. The address fuse circuit includes a plurality of first fuses. Each of the first fuses is configured to be cut based on a result of comparing a number of bits of a defective input address having a first logic level with a number of bits of the defective input address having a second logic level. The address fuse circuit is configured to generate a first address using the first fuses based on a cutting operation that depends on the result of comparing. The first circuit is configured to output either the first address or a second address that is an inverted address of the first address as a repair address, wherein a logic level of each of bits of the repair address is the same as that of the defective input address.
Public/Granted literature
Information query
Patent Agency Ranking
0/0