Invention Grant
US08473828B2 Minimal hardware implementation of non-parity and parity trellis 失效
最小硬件实现非奇偶校验格子

Minimal hardware implementation of non-parity and parity trellis
Abstract:
Minimal hardware implementation of non-parity and parity trellis. More than one type of trellis can be represented using a minimal amount of hardware. In magnetic recording systems and other communication systems types, there is oftentimes a need to switch between trellises which support parity and ones which do not. Rules are presented herein which will ensure joint representation of more than one trellis while requiring minimal additional hardware when compared to representing only one trellis. To represent the non-parity trellis, emanating states, resultant states, and one or more expansion states (if needed) are all that is required. Any expansion states may also need to have its path metric and path memory corresponded to one of the resultant states to ensure proper detection according to the non-parity trellis.
Public/Granted literature
Information query
Patent Agency Ranking
0/0