Invention Grant
US08482065B2 MOS transistor with a reduced on-resistance and area product 有权
MOS晶体管具有降低的导通电阻和面积产品

MOS transistor with a reduced on-resistance and area product
Abstract:
According to an exemplary embodiment, a MOS transistor, such as an LDMOS transistor, includes a gate having a first side situated immediately adjacent to at least one source region and at least one body tie region. The MOS transistor further includes a drain region spaced apart from a second side of the gate. The MOS transistor further includes a body region in contact with the at least one body tie region, where the at least one body tie region is electrically connected to the at least one source region. The MOS transistor further includes a lightly doped region separating the drain region from the second side of the gate. The lightly doped region can isolate the body region from an underlying substrate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0