Invention Grant
US08484543B2 Fusebay controller structure, system, and method 有权
Fusebay控制器结构,系统和方法

Fusebay controller structure, system, and method
Abstract:
Error correction is selectively applied to data, such as repair data to be stored in a fusebay for BIST/BISR on an ASIC or other semiconductor device. Duplicate bit correction and error correction code state machines may be included, and selectors, such as multiplexers, may be used to enable one or both types of correction. Each state machine may include an indicator, such as a “sticky bit,” that may be activated when its type of correction is encountered. The indicator(s) may be used to develop quality and yield control criteria during manufacturing test of parts including embodiments of the invention.
Public/Granted literature
Information query
Patent Agency Ranking
0/0