Invention Grant
US08489380B2 Satisfiability (SAT) based bounded model checkers 失效
满意度(SAT)的有界模型检查器

Satisfiability (SAT) based bounded model checkers
Abstract:
Systems and methods that use a solver to find bugs in a target model of a computing system having one or more finite computation paths are provided. The bugs on computation paths of less than a predetermined length are detected by translating the target model to include a state variable AF for one or more states of the target model, wherein AF(S) represents value of the state variable AF at state S; and solving the translated version of the target model that satisfies predetermined constrains.
Public/Granted literature
Information query
Patent Agency Ranking
0/0