Invention Grant
US08493763B1 Self-timed match line cascading in a partitioned content addressable memory array 有权
自定义匹配线级联在分区内容可寻址存储器阵列中

Self-timed match line cascading in a partitioned content addressable memory array
Abstract:
A CAM array includes a plurality of regular rows and a reference row. Each regular row is partitioned into a plurality of row segments, with each row segment including a number of CAM cells coupled to a corresponding match line segment. The reference row generates self-timed control signals for corresponding segments of the regular rows. Control circuits selectively enable a respective row segment in response to a logical combination of match results in a previous row segment and an associated one of the self-timed control signals.
Information query
Patent Agency Ranking
0/0