Invention Grant
- Patent Title: Lattice network for power amplifier output matching
- Patent Title (中): 晶格网络用于功率放大器输出匹配
-
Application No.: US12559372Application Date: 2009-09-14
-
Publication No.: US08497744B1Publication Date: 2013-07-30
- Inventor: Peter V. Wright
- Applicant: Peter V. Wright
- Applicant Address: US OR Hillsboro
- Assignee: TriQuint Semiconductor, Inc.
- Current Assignee: TriQuint Semiconductor, Inc.
- Current Assignee Address: US OR Hillsboro
- Agency: Schwabe Williamson & Wyatt
- Main IPC: H03H7/38
- IPC: H03H7/38 ; H03H7/19

Abstract:
Embodiments of circuits, apparatuses, and systems for a lattice matching network are disclosed. Embodiments may include a power amplifier to provide single-ended amplification of a radio frequency signal. A lattice matching network may be coupled with the power amplifier and may transform a source impedance associated with an output of the power amplifier to a load impedance. In some embodiments, the lattice matching network may include first and second arms coupled in parallel between the power amplifier and an output node. The first arm may include a serial high-low network and the second arm may include a serial low-high network. The serial high-low network and the serial low-high network may provide a passband response with respect to the radio frequency signal. The serial high-low network and serial low-high network may include one or more Pi networks. Other embodiments may be described and claimed.
Information query