Invention Grant
US08499220B2 Systems and methods for re-designating memory regions as error code corrected memory regions
有权
用于重新指定存储器区域作为错误代码校正的存储器区域的系统和方法
- Patent Title: Systems and methods for re-designating memory regions as error code corrected memory regions
- Patent Title (中): 用于重新指定存储器区域作为错误代码校正的存储器区域的系统和方法
-
Application No.: US12774065Application Date: 2010-05-05
-
Publication No.: US08499220B2Publication Date: 2013-07-30
- Inventor: Robert W. Warren
- Applicant: Robert W. Warren
- Applicant Address: US CA San Jose
- Assignee: LSI Corporation
- Current Assignee: LSI Corporation
- Current Assignee Address: US CA San Jose
- Agency: Hamilton DeSanctis & cha
- Main IPC: G11C29/00
- IPC: G11C29/00
Abstract:
Various embodiments of the present invention provide systems, methods and circuits for memories and utilization thereof. As one example, a memory system is disclosed that includes a flash memory device and a flash access circuit. The flash access circuit is operable to perform an error code encoding algorithm on a data set to yield an error code, to write the data set to the flash memory device at a first location, and to write the error code to the flash memory device at a second location.
Public/Granted literature
- US20110060967A1 Systems and Methods for Re-Designating Memory Regions as Error Code Corrected Memory Regions Public/Granted day:2011-03-10
Information query
