Invention Grant
US08504884B2 Threshold voltage techniques for detecting an imminent read failure in a memory array 有权
用于检测存储器阵列中即将发生的读取故障的阈值电压技术

Threshold voltage techniques for detecting an imminent read failure in a memory array
Abstract:
A technique for detecting an imminent read failure in a memory array includes determining whether a memory array, which does not exhibit an uncorrectable error correcting code (ECC) read during an initial array integrity check at a normal read verify voltage level, exhibits an uncorrectable ECC read during a subsequent array integrity check at a margin read verify voltage level. The technique also includes providing an indication of an imminent read failure for the memory array when the memory array exhibits an uncorrectable ECC read during the subsequent array integrity check. In this case, the margin read verify voltage level is different from the normal read verify voltage level.
Information query
Patent Agency Ranking
0/0