Invention Grant
US08507373B2 Semiconductor device including transistors of different junction depth, and method of manufacturing the same 有权
包括不同结深度的晶体管的半导体器件及其制造方法

Semiconductor device including transistors of different junction depth, and method of manufacturing the same
Abstract:
A semiconductor device having a DRAM region and a logic region embedded together therein, including a first transistor formed in a DRAM region, and having a first source/drain region containing at least a first impurity, and a second transistor formed in a logic region, and having a second source/drain region containing at least a second impurity, wherein each of the first source/drain region and the second source/drain region has a silicide layer respectively formed in the surficial portion thereof, and the first source/drain region has a junction depth which is determined by an impurity and is deeper than the junction depth of the second source/drain region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0