Invention Grant
US08510697B2 System and method for modeling I/O simultaneous switching noise 失效
I / O同时开关噪声建模的系统和方法

System and method for modeling I/O simultaneous switching noise
Abstract:
The invention generally relates to systems and methods for modeling I/O simultaneous switching noise, and, more particularly, to systems and methods for modeling I/O simultaneous switching noise in a selected chip window area while accounting for the effect of current sharing among neighbors. A method includes determining a current sharing factor of areas of an integrated circuit (IC) chip package, and determining an offload scaling factor of the IC chip package based upon the current sharing factor and numbers of I/O devices in neighboring areas of the IC chip package.
Public/Granted literature
Information query
Patent Agency Ranking
0/0