Invention Grant
US08527851B2 System and method for using the universal multipole for the implementation of a configurable binary Bose-Chaudhuri-Hocquenghem (BCH) encoder with variable number of errors
有权
用于实现可变数量错误的可配置二进制Bose-Chaudhuri-Hocquenghem(BCH)编码器的通用多极的系统和方法
- Patent Title: System and method for using the universal multipole for the implementation of a configurable binary Bose-Chaudhuri-Hocquenghem (BCH) encoder with variable number of errors
- Patent Title (中): 用于实现可变数量错误的可配置二进制Bose-Chaudhuri-Hocquenghem(BCH)编码器的通用多极的系统和方法
-
Application No.: US12221484Application Date: 2008-08-04
-
Publication No.: US08527851B2Publication Date: 2013-09-03
- Inventor: Alexander E. Andreev , Elyar E. Gasanov , Pavel Aliseychik , Ilya Neznanov , Pavel Panteleev
- Applicant: Alexander E. Andreev , Elyar E. Gasanov , Pavel Aliseychik , Ilya Neznanov , Pavel Panteleev
- Applicant Address: US CA San Jose
- Assignee: LSI Corporation
- Current Assignee: LSI Corporation
- Current Assignee Address: US CA San Jose
- Agency: Suiter Swantz pc llo
- Main IPC: H03M13/00
- IPC: H03M13/00

Abstract:
The present invention is a configurable binary BCH encoder having a variable number of errors. The encoder may implement a universal multipole block which may be configured for receiving an error number input, which may include a maximum error number limit for the encoder, and for calculating a plurality of error coefficients based on the error number input. The encoder may be further configured for receiving a plurality of information bits of an information word. The encoder may be further configured for transmitting/outputting a first (ex.—unmodified) subset of the information bits as an encoder output. The encoder may be further configured for calculating a plurality of parity bits based on a second subset of the information bits and the error coefficients. The encoder may be further configured for transmitting/outputting the calculated parity bits as part of the encoder output.
Public/Granted literature
Information query
IPC分类: