Invention Grant
US08531899B2 Methods for testing a memory embedded in an integrated circuit 有权
测试嵌入在集成电路中的存储器的方法

Methods for testing a memory embedded in an integrated circuit
Abstract:
A memory system has a first memory having an array of memory cells that includes a redundant column. The redundant column substitutes for a first column in the array. The first column includes a test memory cell. The array receives a power supply voltage. The test memory cell becomes non-functional at a higher power supply voltage than the memory cells of the array. A memory controller is coupled to the first memory and is for determining if the test memory cell is functional at a first value for the power supply voltage. This is useful in making decisions concerning the value of the power supply voltage applied to the array.
Public/Granted literature
Information query
Patent Agency Ranking
0/0