Invention Grant
US08533528B2 Fault tolerant power sequencer 有权
容错功率定序器

Fault tolerant power sequencer
Abstract:
A system comprising a plurality of subsystems and a master power sequencer. Each of the plurality of subsystems is coupled to an associated power switch and an associated slave power sequencer. The master power sequencer is coupled to each of the slave power sequencers and each of the power switches. Upon a slave power sequencer identifying a fault with its associated subsystem, the master power sequencer determines whether to provide power to any other subsystem. Further, the master power sequencer is configured to send a signal to each of the power switches indicating whether to provide power to the subsystem associated with each of the power switches.
Public/Granted literature
Information query
Patent Agency Ranking
0/0