Invention Grant
US08533548B2 Wrapper cell for hierarchical system on chip testing 有权
用于分级系统片上测试的包装盒

Wrapper cell for hierarchical system on chip testing
Abstract:
Wrapper cells for simultaneous testing of parent functional elements and child functional elements in a hierarchical SoC (System on Chip) provide a substantially reduced integrated circuit footprint by eliminating a multiplexer and providing simpler interconnections. Identical wrapper cells may be used for input and output data lines reducing the cost of the cell library.
Public/Granted literature
Information query
Patent Agency Ranking
0/0