Invention Grant
US08533719B2 Cache-aware thread scheduling in multi-threaded systems 有权
多线程系统中的缓存感知线程调度

Cache-aware thread scheduling in multi-threaded systems
Abstract:
The disclosed embodiments provide a system that facilitates scheduling threads in a multi-threaded processor with multiple processor cores. During operation, the system executes a first thread in a processor core that is associated with a shared cache. During this execution, the system measures one or more metrics to characterize the first thread. Then, the system uses the characterization of the first thread and a characterization for a second, second thread to predict a performance impact that would occur if the second thread were to simultaneously execute in a second processor core that is also associated with the cache. If the predicted performance impact indicates that executing the second thread on the second processor core will improve performance for the multi-threaded processor, the system executes the second thread on the second processor core.
Public/Granted literature
Information query
Patent Agency Ranking
0/0