Invention Grant
- Patent Title: Semiconductor apparatus and its control method
- Patent Title (中): 半导体装置及其控制方法
-
Application No.: US13137287Application Date: 2011-08-03
-
Publication No.: US08547770B2Publication Date: 2013-10-01
- Inventor: Kohei Nakamura , Sachiko Kamisaki
- Applicant: Kohei Nakamura , Sachiko Kamisaki
- Applicant Address: JP Tokyo
- Assignee: Elpida Memory, Inc.
- Current Assignee: Elpida Memory, Inc.
- Current Assignee Address: JP Tokyo
- Agency: McGinn IP Law Group, PLLC
- Priority: JP2010-175451 20100804
- Main IPC: G11C5/14
- IPC: G11C5/14

Abstract:
Semiconductor apparatus includes first power supply line and second power supply line, first sub power supply line, first switch circuit, first logic circuit and first control circuit. First switch circuit is disposed between first power supply line and first sub power supply line, and controlled based on first signal. First logic circuit is disposed between first sub power supply line and second power supply line and comprises first input node and second input node receiving second signal and third signal respectively, and output node. First logic circuit outputs an active voltage associated with a logical level of second signal to output node in active state, and outputs a standby voltage associated with a voltage of second power supply line to output node regardless of the logical level of second signal in non-active state. First control circuit generates third signal based on first signal and fourth signal independent of first signal, and letting first logic circuit transit from non-active state to active state by providing third signal to second input node of first logic circuit.
Public/Granted literature
- US20120033521A1 Semiconductor apparatus and its control method Public/Granted day:2012-02-09
Information query