Invention Grant
US08551858B2 Self-aligned SI rich nitride charge trap layer isolation for charge trap flash memory 有权
自对准SI丰富的氮化物电荷陷阱层隔离电荷陷阱闪存

Self-aligned SI rich nitride charge trap layer isolation for charge trap flash memory
Abstract:
A method for fabricating a memory device with U-shaped trap layers over rounded active region corners is disclosed. In the present invention, an STI process is performed before the charge-trapping layer is formed. Immediately after the STI process, the sharp corners of the active regions are exposed, making them available for rounding. Rounding the corners improves the performance characteristics of the memory device. Subsequent to the rounding process, a bottom oxide layer, nitride layer, and sacrificial top oxide layer are formed. An organic bottom antireflective coating applied to the charge trapping layer is planarized. Now the organic bottom antireflective coating, sacrificial top oxide layer, and nitride layer are etched, without etching the sacrificial top oxide layer and nitride layer over the active regions. After the etching the charge trapping layer has a cross-sectional U-shape appearance. U-shaped trap layer edges allow for increased packing density and integration while maintaining isolation between trap layers.
Information query
Patent Agency Ranking
0/0