Invention Grant
US08574997B2 Method of using a catalytic layer to enhance formation of a capacitor stack 有权
使用催化剂层以增强电容器叠层形成的方法

Method of using a catalytic layer to enhance formation of a capacitor stack
Abstract:
A method for fabricating a dynamic random access memory (DRAM) capacitor includes forming a first electrode layer, forming a catalytic layer on the first electrode layer, optionally annealing the catalytic layer, forming a dielectric layer on the catalytic layer, optionally annealing the dielectric layer, forming a second electrode layer on the dielectric layer, and optionally annealing the capacitor stack. Advantageously, the electrode layers are TiN, the catalytic layer is MoO2−x where x is between 0 and 2, and the physical thickness of the catalytic layer is between about 0.5 nm and about 10 nm, and the dielectric layer is ZrO2.
Public/Granted literature
Information query
Patent Agency Ranking
0/0